



Sheet: pwr+interface





File: pwr+interface.sch


Sheet: misc-io









File: misc-io.sch



Unused driver pins on pin headers



REG_ENABLE: The 74LVTH541 input latches must not drive the shared BBB SYSBOOT pins on power-up.




Optimization BBB: Dez 2019)
 RN8,9 (DATIN) : 15 Ohm
 RN10 <1:6>(REGADR): 0 Ohm
 RN10 <7:8>(REGWRITE): 0 Ohm
 R6,R7 (REGWRITE TERM): none
 RN6,R7 (DATOUT inline): 10
 RN4,RN5 /DATOUT end) -> -/-

- ×1 F1 Fiducial
- ×1 F2 Fiducial


Sheet: /		
File: unibone.sch		
Title:		
Size: A3	Date:	Rev:
KiCad E.D.A. kicad (5.1.4)-1		Id: 1/11

UNIBUS supply to BBB



UNIBUS supply to drivers




Supply bread board 1+2






BBB Header:
use 2x25 pin footprint:
cabling 50 pins!




Implicite VCC is 3.3 V.
Generated on BBB.
+5V for drivers explicit







Use of PRU-EGPIOs:











Use of GPIOs:





Reserve GPIOs: J11




Override BBB boot config
Default: ...11100 = MMC1,MMCO,UART0,
...10111 = MMCO,SPI0,UART0,USB0
...10011 = NAND,NANDI2C,MMCO,UART0










WRITE: outputs latch on L->H






WRITE: outputs latch on L->H






WRITE: outputs latch on L->H



SPC signals separated into IN and OUT wires.
TTL levels.

Extra 244 nicht nötig?
GRANT-IN-Signale nur 1 LOAD, std TTL?




WRITE: outputs latch on L->H

Sheet: /TTL_IN_OUT/
File: TTL_IN_OUT.sch

Title:


Size: A4 Date:
KiCad E.D.A. kicad (5.1.4)-1

Rev:
Id: 7/11





WRITE: outputs latch on L->H







WRITE: outputs latch on L->H





WRITE: outputs latch on L->H





WRITE: outputs latch on L->H

